d
denyrand

denny

@denyrand

Engineer

Pakistan
Inglese
Alcune informazioni sono riportate in lingua inglese.
Chi sono
I have strong expertise in digital design verification using UVM, Verilog, and SystemVerilog. I specialize in building robust testbenches, developing functional coverage, and debugging complex RTL designs. I have hands-on experience with industry-standard tools such as Cadence verification environments and Xilinx Vivado. My background in digital logic design enables me to deliver reliable, efficient, and high-quality verification solutions. I help clients ensure first-time-right silicon through thorough and scalable verification methodologies.... Continua a leggere

Competenze

d
denyrand
denny
offline • 
Tempo di risposta medio: 1 ora

Consulta i miei servizi

Programmazione e tecnologia
I will design solar wind hybrid systems in system advisor model sam
Programmazione e tecnologia
I will do digital logic design, verilog, systemverilog, uvm, and fpga design

Esperienza lavorativa

Employee of the Year

SemiEdge • Part time

Jan 2020 - Present6 yrs 4 mos

FPGA Desgn Engineer at SemiEdge