Alcune informazioni sono riportate in lingua inglese.
Chi sono
Hi, I'm Angel, an electronics (VLSI) engineer from India. I interned on the Genus synthesis team at Cadence Design Systems, published a first-author paper in Springer AICSP 2026, and have taped out chips. I build clean, fast, mobile-friendly portfolio websites for students, researchers, engineers and small startups, and deploy them for free on Netlify or GitHub Pages. I also help with RTL/Verilog, verification and chip design flow scripting. I communicate clearly, deliver on time and offer revisions until you're happy.... Continua a leggere