I am an Electronic Engineer with experience in FPGA design and verification
using tools like Verilog, System Verilog and UVM.
I have worked on various projects involving the RTL design to GDSII flow using
different tools for simulation and verification.
My expertise also extends to signal processing and hardware design optimization,
ensuring efficient and reliable system performance.
Got a question? Feel free to drop a message.... Continua a leggere