Sfoglia categorie
Esplora
Fiverr Pro
Italiano
$
USD
I will write and debug verilog and systemverilog code
I am an experienced RTL Verification Engineer with a strong focus on debugging, regression testing, and test case creation. My expertise lies in verifying digital designs and ensuring their functional...
Informazioni su questo servizio
I am a Design Verification Engineer with experience in Verilog and SystemVerilog. I can help you with RTL coding, Verilog/SystemVerilog debugging, testbench development, simulation, and basic functional verification.
I can write clean and synthesizable RTL code based on your requirements and help identify and fix coding or simulation issues. I can also develop basic verification environments and SystemVerilog assertions for checking RTL behavior.
I can work on digital design modules, basic RTL designs, simulation issues, debugging, and verification tasks. I will first understand your requirements and then provide a clear and reliable solution.
Please share your project requirements, specifications, existing RTL/testbench code, expected functionality, inputs, outputs, clock/reset details, and any error messages before placing an order. This will help me understand your project correctly and deliver the required solution.
I focus on clean code, accuracy, clear communication, and timely delivery. Source code will be provided according to the selected package.
Piattaforma:
FPGA
Expertise:
Debug
•
Ottimizzazione SoC
•
testing
•
Programmazione
FAQ
Can you write and debug Verilog and SystemVerilog code?
Yes, I can write and debug Verilog and SystemVerilog code based on your requirements. I can help with RTL coding, testbench development, simulation issues, basic verification, and debugging. Please share your requirements and existing code to get started.
Can you help with RTL verification and simulation?
Yes, I can help with basic RTL verification, simulation, debugging, testbench development, and SystemVerilog assertions.
Do you provide the source code after completing the work?
Yes, source code will be provided according to the selected package. I will provide clean and organized Verilog or SystemVerilog code.
Can you fix simulation or coding errors?
Yes, I can help identify and fix Verilog/SystemVerilog coding errors, simulation issues, and basic RTL problems.
Can you develop a basic testbench?
Yes, I can develop basic Verilog/SystemVerilog testbenches for simulation and functional verification.
